Xilinx AXI Stream tutorial - Part 2

This post is now hosted here


Comments

  1. When is the next chapter available?

    ReplyDelete
    Replies
    1. Hi, one year ago I started working with Xilinx FPGAs in (what I thought then) would be a permanent switch in my career. Well, it didn't work, and I am back working with devices I know for many years, namely Altera. Since I don't think I can teach a subject I am not using daily, regretfully I must say I don't see this blog updating any time soon. Thanks for your interest, anyway.

      Delete
    2. You can now teach us about AVALON :)

      Delete
  2. Hello,
    i think there is something wrong with this implementation since you don't consider the axis_tready signal and though if the slave can't accept data you loose packets ....

    ReplyDelete
    Replies
    1. The tready signal does not need to be implemented. It is however recommended (see https://developer.arm.com/documentation/ihi0051/a/Default-Signaling-Requirements/Default-value-signaling/Optional-TREADY?lang=en)

      Delete

Post a Comment

Popular posts from this blog

Xilinx AXI Stream tutorial - Part 1

Analysis, elaboration and synthesis